



A cellular computer to implement the Kalman filter algorithm  
by Lynn Elliot Cannon

A thesis submitted to the Graduate Faculty in partial fulfillment of the requirements for the degree of  
DOCTOR OF PHILOSOPHY in Electrical Engineering  
Montana State University  
© Copyright by Lynn Elliot Cannon (1969)

**Abstract:**

The subject of this thesis is the development of the design for a specially-organized, general-purpose computer which performs matrix operations efficiently.

The content of the thesis is summarized as follows: First, a review of the relevant work which has been done with microcellular and macrocellular techniques is made, Second, the discrete Kalman filter is described as an example of the type of problem for which this computer is efficient. Third, a detailed design for a cellular, array-structured computer is presented. Fourth, a computer program which simulates the cellular computer is described. Fifth, the recommendation is made that one cell and the associated control circuits be constructed to determine the feasibility of producing a hardware realization of the entire computer.

A CELLULAR COMPUTER TO IMPLEMENT

THE KALMAN FILTER ALGORITHM

by

LYNN ELLIOT CANNON

A thesis submitted to the Graduate Faculty in partial  
fulfillment of the requirements for the degree


of


DOCTOR OF PHILOSOPHY


in

Electrical Engineering

Approved:

  
Head, Major Department

  
Chairman, Examining Committee

  
Graduate Dean

MONTANA STATE UNIVERSITY  
Bozeman, Montana

August, 1969

ACKNOWLEDGMENT

The author wishes to thank Professor R. C. Minnick for his encouragement and helpful suggestions during the course of this graduate work and thesis research.

The financial support of the graduate work provided by the Electrical Engineering Department and by a National Science Foundation Traineeship is gratefully acknowledged, as is the thesis support furnished by the Office of Naval Research Contract No. N00014-67-C-0477.

## TABLE OF CONTENTS

	Page
Chapter 1: INTRODUCTION AND REVIEW OF CELLULAR RESEARCH . . .	1
1.1 Introduction . . . . .	2
1.2 Survey of Microcellular Work . . . . .	4
1.3 Survey of Macrocellular Work . . . . .	5
1.3.1 Unger's Machine. . . . .	5
1.3.2 Holland's Machine. . . . .	10
1.3.3 Comfort's Machine. . . . .	11
1.3.4 Gonzales' Machine. . . . .	11
1.3.5 The SOLOMON Computer . . . . .	12
1.3.6 The ILLIAC IV Computer . . . . .	13
1.4 Relevance of Previous Work . . . . .	14
1.5 Organization of Remaining Chapters . . . . .	15
Chapter 2: THE KALMAN FILTER. . . . .	16
2.1 The Estimation Problem . . . . .	17
2.2 The Discrete Kalman Filter . . . . .	18
2.2.1 Introduction . . . . .	18
2.2.2 The System Model . . . . .	19
2.2.3 The Solution . . . . .	21
2.2.4 Computation . . . . .	22
2.3 Matrix Multiplication Algorithm. . . . .	22

2.4	Matrix Inversion Algorithm . . . . .	28
2.5	Kalman Filter Example. . . . .	40
Chapter 3:	DESIGN OF A CELLULAR COMPUTER. . . . .	51
3.1	Introduction . . . . .	52
3.2	KF Machine Structure . . . . .	52
3.3	Special Logic Units. . . . .	54
3.3.1	Logic Conventions. . . . .	54
3.3.2	Line-Select Gate . . . . .	54
3.3.3	Add-One Cell . . . . .	56
3.3.4	One's-Two's Complementer Cell. . . . .	58
3.3.5	Comparator Cell. . . . .	59
3.3.6	Adder Cell . . . . .	61
3.3.7	Adder-Subtractor Cell. . . . .	64
3.3.8	General Register Cell. . . . .	66
3.4	Array Interconnection Structure. . . . .	68
3.5	Data Representation and Arithmetic . . . . .	85
3.5.1	Data Representation. . . . .	85
3.5.2	Arithmetic . . . . .	87
3.6	Processor Cell Structure . . . . .	91
3.7	Cell Memory Unit . . . . .	94
3.8	Cell Selector Unit . . . . .	98
3.9	Cell Routing Unit. . . . .	100

3.10	Cell Adder-Subtractor . . . . .	103
3.11	Cell Multiplier Unit . . . . .	107
3.12	Row and Column Registers . . . . .	110
3.13	Software for the KF Machine . . . . .	114
3.14	Summary . . . . .	115
Chapter 4:	SIMULATION OF THE CELLULAR COMPUTER . . . . .	120
4.1	Simulation Program . . . . .	121
4.2	Sample Run of Simulation Program . . . . .	154
4.3	Results from the Simulation Studies . . . . .	157
Chapter 5:	SUMMARY AND CONSLUSIONS . . . . .	160
5.1	Introduction . . . . .	161
5.2	Kalman Filter Example . . . . .	161
5.3	Cellular Computer . . . . .	161
5.4	Simulation Program . . . . .	163
5.5	Future Work . . . . .	163
Appendix A:	KALMAN FILTER EXAMPLE COMPUTER PROGRAM LISTING . .	165
Appendix B:	CELLULAR COMPUTER SIMULATION COMPUTER PROGRAM LISTING. . . . .	178
	LITERATURE CITED. . . . .	215

## LIST OF TABLES

		Page
Table 1.1	Command Table for Unger's Machine . . . . .	7
Table 2.1	Identifiers for Kalman Filter Example . . . . .	48
Table 3.1	Multiplication Steps . . . . .	90
Table 3.2	Truth Table for Cell Selector Control. . . . .	98
Table 3.3	Comparison of Machine Cycles for Matrix Operations	118
Table 4.1	Non-Array Instructions Used in Simulation . . . . .	126
Table 4.2	Array Instructions Used in Simulation . . . . .	129
Table 4.3	Array Instruction Control-Line Settings . . . . .	131
Table 4.4	Cell Control Lines . . . . .	144
Table 4.5	Cell Selector Control Line Table . . . . .	145
Table 4.6	Instruction Sequence for Sample Simulation Run . .	155
Table 4.7	Output from Sample Simulation Run. . . . .	155

## LIST OF FIGURES

	Page
Figure 1.1 Unger's Machine . . . . .	6
Figure 1.2 A Lower-Left Corner . . . . .	8
Figure 1.3 Lower-Left Corner Program Results . . . . .	9
Figure 1.4 The SOLOMON Computer . . . . .	12
Figure 2.1 Parallel Matrix Inversion Algorithm . . . . .	29
Figure 2.2 Flow Chart for Kalman Filter Example . . . . .	42
Figure 2.3 Plot of Observer, Target and Estimate Tracks . . . . .	50
Figure 3.1 KF Machine Structure . . . . .	53
Figure 3.2 Logic Gate Symbols . . . . .	55
Figure 3.3 The Line-Select Gate . . . . .	55
Figure 3.4 The Add-One Cell . . . . .	56
Figure 3.5 The Add-One Cascade . . . . .	57
Figure 3.6 The Add-Four Cascade . . . . .	57
Figure 3.7 The One's-Two's Complementor Cell . . . . .	58
Figure 3.8 The One's-Two's Complementor Cascade . . . . .	59
Figure 3.9 The Comparator Cell . . . . .	60
Figure 3.10 The Comparator Cascade . . . . .	61
Figure 3.11 The Adder Cell . . . . .	62
Figure 3.12 The Adder Cascade . . . . .	63
Figure 3.13 The Adder-Subtractor Cell . . . . .	64



Figure 3.14	The Adder-Subtractor Cascade . . . . .	65
Figure 3.15	The General Register Cell. . . . .	66
Figure 3.16	A Shift-Register Cascade . . . . .	67
Figure 3.17	Special forms of General Register Cell . . . . .	68
Figure 3.18	The Routing Cell . . . . .	70
Figure 3.19	Routing Array Control-Line Interconnections . . . . .	72
Figure 3.20	Possible Routing Cell Configurations . . . . .	73
Figure 3.21	A Routing Cell Representation. . . . .	74
Figure 3.22	Rotate-Right Interconnection . . . . .	76
Figure 3.23	Interchange-Column Interconnection . . . . .	77
Figure 3.24	Rotate-Down Interconnection. . . . .	78
Figure 3.25	Skew-Up Interconnection. . . . .	80
Figure 3.26	Skew-Left Interconnection. . . . .	81
Figure 3.27	Transpose Interconnection. . . . .	82
Figure 3.28	Routing Array Interconnection . . . . .	83
Figure 3.29	Floating-Point Format . . . . .	86
Figure 3.30	Structure of Processor Cell. . . . .	93
Figure 3.31	Cell Memory Unit . . . . .	95
Figure 3.32	Bit-Storage Cell . . . . .	96
Figure 3.33	Storage Cells . . . . .	97
Figure 3.34	Cell Selector Unit . . . . .	99
Figure 3.35	Cell Routing Unit . . . . .	101

Figure 3.36	Cell Floating-Point Adder-Subtractor . . . . .	104
Figure 3.37	Cell Floating-Point Multiplier . . . . .	108
Figure 3.38	Row Registers . . . . .	112
Figure 4.1	Flow Chart for Logic Simulation Program. . . . .	122
Figure 4.2	LOAD INSTRUCTIONS Flow Chart . . . . .	123
Figure 4.3	FETCH INSTRUCTIONS Flow Chart. . . . .	125
Figure 4.4	EXECUTE ARRAY INSTRUCTIONS Flow Chart. . . . .	132
Figure 4.5	Format for INBIT and OUTBIT Blocks . . . . .	134
Figure 4.6	INTERCONNECTION STRUCTURE SIMULATION Flow Chart. .	135
Figure 4.7	PROCESSOR CELL SCANNING Flow Chart . . . . .	141
Figure 4.8	CELL SELECTOR UNIT Flow Chart . . . . .	146
Figure 4.9	CELL MEMORY UNIT Flow Chart . . . . .	146
Figure 4.10	CELL ROUTING UNIT Flow Chart . . . . .	147
Figure 4.11	CELL FLOATING-POINT ADDER-SUBTRACTOR Flow Chart. .	149
Figure 4.12	CELL FLOATING-POINT MULTIPLIER Flow Chart. . . . .	151

## ABSTRACT

The subject of this thesis is the development of the design for a specially-organized, general-purpose computer which performs matrix operations efficiently.

The content of the thesis is summarized as follows: First, a review of the relevant work which has been done with microcellular and macrocellular techniques is made. Second, the discrete Kalman filter is described as an example of the type of problem for which this computer is efficient. Third, a detailed design for a cellular, array-structured computer is presented. Fourth, a computer program which simulates the cellular computer is described. Fifth, the recommendation is made that one cell and the associated control circuits be constructed to determine the feasibility of producing a hardware realization of the entire computer.

Chapter 1

INTRODUCTION AND REVIEW OF

CELLULAR RESEARCH

### 1.1 Introduction

Designers of computers are often confronted with the development of a computer for a particular application such as vehicle navigation, signal processing or the like. Many of these applications require that computations be performed as rapidly as possible and that the computer be as small as possible. In order to meet the requirements for speed, cost and physical size, the designer will sometimes resort to the development of a special purpose computer. The disadvantages of this approach are the large initial design costs and the possible necessity of a complete redesign to account for a change in the computation algorithm. On the other hand, general purpose computers, while they do not have to be redesigned to account for algorithm changes, do have disadvantages. Those general purpose computers which are fast enough for some applications are usually not small enough; and those which are small enough are usually not fast enough or are too expensive. These arguments suggest that some thought should be given to the design of general purpose computers which are capable of performing certain types of operations efficiently. Although efficiency may be gained by using faster components, this method is usually expensive and leads to other complications, such as poor reliability. Another method of obtaining greater efficiency for certain operations is to build a computer which takes advantage of the structure inherent in these operations. This type of machine can be called a specially organized, general purpose computer. A computer of this type could be highly efficient for some

types of operations as is a special purpose computer, but would be easy to adapt to changes in computation algorithms as is a general purpose computer.

One class of problems whose inherent structure may be incorporated into the design of a computer is that class which deals with operations on matrices and vectors. An example of problems of this type is the discrete Kalman filter.<sup>(3)</sup> For certain applications of the Kalman filter many operations must be performed on matrices as rapidly as possible. Thus, the basis for this research is to develop a design for a small specially organized, general purpose computer which is particularly efficient for performing matrix operations.

Incorporating matrix operations into the structure of a computer suggests the use of arrays of logic elements. Therefore, it is natural to consider some of the work which has been done with arrays of such elements.

Arrays of similar or identical logic circuits together with some interconnection structure constitute cellular arrays. If the cells have a low complexity, the arrays of these cells are referred to as microcellular. If not, they are referred to as macrocellular. Low-complexity cells contain no more than a few gates. In either case, the logic circuits, or cells as they are called, are usually arranged in some rectangular fashion and the interconnections between the cells usually forms a uniform pattern.

In the next section some of the work which has been done on micro-

cellular arrays will be discussed, and in the following section some of the pertinent work on macrocellular arrays will be considered.

## 1.2 Survey of Microcellular Work

One of the earliest arrays which used identical cells and a uniform interconnection was originated in 1961 by Brooking<sup>(4,8)</sup> at the Air Force Cambridge Research Laboratories (AFCRL). The cells in this array are eight-input NOR gates with each input of a cell being connected to the output of one of the eight neighboring cells in the array. The array is known as an eight-neighbor array. Each cell in the array has inputs from outside the array which are used to provide an electrical disconnect for any of the eight inputs. Several variations of the eight-neighbor arrays were produced at AFCRL by Giusti.

Methods for the logical design of eight-neighbor cellular arrays of NAND cells were developed by Spandorfer and Murphy<sup>(21)</sup> in 1963. These workers also developed methods of avoiding faulty cells in an array.

Much work has been done on arrays whose cells may perform any one of several different functions. In 1962, Maitra<sup>(11)</sup> considered one-dimensional arrays in which each cell can be any of the 16 functions of two variables. Such an array is called a Maitra cascade. Additional work on Maitra cascades eventually led to Minnick's cutpoint array<sup>(16)</sup> in 1964. This array contains cells which can produce any of eight combinational switching functions or an S-R flip-flop. Four parameters

specify the function to be produced for each cell. In a later array by Minnick<sup>(15)</sup>, called the cobweb array, cell parameters specify the interconnection as well as the cell function. Techniques have been developed for the logical design of both cutpoint and cobweb arrays<sup>(14-16)</sup>.

For a much more complete survey of the development of microcellular work the reader is referred to reference (10).

### 1.3 Survey of Macrocellular Work

Arrays of large or complex cells are known as macrocellular arrays. Most computers which have been designed with an array structure use some form of a macrocellular array. In this section, some of the work which has been done in the design of array structured computers is described.

#### 1.3.1 Unger's Machine

In 1958 Unger<sup>(23)</sup> described a stored-program computer which was specially organized for pattern detection. The computer consists of a master control and a rectangular array of logical modules as shown in Figure 1.1. The master control contains a clock, decoding circuits and a random access memory. It accesses instructions from memory, decodes them and issues commands which go simultaneously to all of the modules.






Figure 1.1. Unger's Machine

Each module (or macro-cell in the nomenclature of Section 1.1) contains a one-bit accumulator, six one-bit words of random access memory and associated logic. Each has inputs from the master control and from the accumulators of its four immediate neighbors. Each accumulator also has an input from outside the machine.

A logical OR circuit with inputs from each of the accumulators informs the master control if all of the accumulators contain zeros. This information is used for a transfer-on-zero command which is the only decision-dependent command used.

Other commands for Unger's machine are shown in Table 1.1. These commands are described in detail in reference (23).

Table 1.1. Command Table for Unger's Machine

---

<u>Command</u>	<u>Meaning</u>
tr x	Transfer to instruction x.
trz x	Transfer on zero to instruction x.
in	Logical invert (NOT).
add	Logical add (OR).
mpy	Logical multiply (AND).
adm	Logical add to memory (OR).
mpm	Logical multiply to memory (AND).
st	Store.
wr	Write (actually a "LOAD" command).
sL(sR,sU,sD)	Shift left (right, up, down).
Add.ref	Add reference.
Link	Link.
exp	Expand.
sA	Shift around.

---

Inputs to the array can be made in parallel by associating an input device such as a photocell with each module or by using the shift around command.

A typical program for Unger's machine might locate lower-left corners of a pattern. Lower-left corners are located by placing a 1 in all cells (here a cell refers to the accumulator of a module)

which satisfy the conditions: (a) there is a 1 in the cell, (b) there are 1's in the cells immediately above and immediately to the right of the cell, and (c) there are 0's in the cells immediately to the left, immediately below and diagonally adjacent to the lower left. The shaded cell of Figure 1.2 satisfies these conditions.




Figure 1.2. A Lower-Left Corner.

In order to illustrate Unger's machine, a program to find lower-left corners is given below. The first command of this program loads the original pattern into the a-register of all cells. In the following steps, the operands R and U refer to the a-register of adjacent cells to the right and above the cell in question, respectively. In Figure 1.3 an example set of data are shown in order to make the execution of the program more clear. From an examination of Figure 1.3(a) it is clear that cells (5,2) and (4,5) are the only two lower-left corners.























































































































































































































































































































































































































































































