



A parallel BCH decoder
by Benjamin Arthur Laws

A thesis submitted to the Graduate Faculty in partial fulfillment of the requirements for the degree of
DOCTOR OF PHILOSOPHY in ELECTRICAL ENGINEERING
Montana State University
© Copyright by Benjamin Arthur Laws (1970)

Abstract:

The subject of this thesis is the design of a special purpose digital computer to decode the binary BCH codes.

The content of the thesis may be summarized as follows: First, a review of BCH decoding algorithms and decoders is made, including the applicable micro cellular and macrocellular techniques. Second, the BCH decoding algorithms are discussed and organized for execution by the parallel processor. Third, a detailed design for a parallel processor is described. Also included are discussions of fault detection and correction, operation for different code word lengths, and operation for different numbers of errors. Fourth, a computer program which simulates in detail the logic of the parallel processor is described. Fifth, a recommendation is made for further research in the areas of parallel processor and algorithm design.

A PARALLEL BCH DECODER

by

BENJAMIN ARTHUR LAWS, JR.

A thesis submitted to the Graduate Faculty in partial
fulfillment of the requirements for the degree

of

DOCTOR OF PHILOSOPHY

in

ELECTRICAL ENGINEERING


Approved:



Head, Major Department



Chairman, Examining Committee



Graduate Dean

MONTANA STATE UNIVERSITY
Bozeman, Montana

June, 1970

ACKNOWLEDGMENT

The author wishes to thank Dr. C. K. Rushforth for his guidance and encouragement during the course of this graduate work and thesis research.

The financial support of the graduate work provided by the Electrical Engineering Department and National Defense Education Act Title IV Fellowship No. 67-06601 is gratefully acknowledged, as is the thesis support of National Defense Education Act Title IV Fellowship No. 67-06601 and Office of Naval Research Contract No. 8-0009-603.

TABLE OF CONTENTS

	Page
Chapter 1: INTRODUCTION TO THE BCH DECODING	
PROBLEM	1
1.1 Introduction	2
1.2 Coding Theory	4
1.3 Decoding Algorithms for the BCH Codes . . .	6
1.4 Decoder Design Using Large Scale Integration	8
1.4.1 Micro-cellular Arrays	8
1.4.2 Macro-cellular Arrays	9
1.5 Organization of a Parallel Processor to Decode the BCH Codes	11
1.6 Relevance of Previous Work	13
1.7 Organization of the Remaining Chapters	14
Chapter 2: DECODING ALGORITHMS FOR BCH CODES.	15
2.1 Introduction	16
2.2 The Galois Field	16
2.2.1 Representation of Field Elements . . .	17
2.2.2 The Addition Algorithm	22
2.2.3 The Multiplication Algorithm	22
2.2.4 Multiplicative Inversion	25
2.3 The BCH Codes	26

2.3.1	The Parity Check Algorithm	34
2.3.2	The Berlekamp Algorithm	35
2.3.3	The Chien Search Algorithm	38
2.4	Parallel Processor Algorithms.	40
2.4.1	The Modified Parity Check Algorithm	45
2.4.2	The Modified Berlekamp Algorithm . .	45
2.4.3	The Modified Chien Search Algorithm	51
2.4.4	A Detailed Example	51
2.5	Conclusion	61
Chapter 3:	DETAILED DECODER DESIGN	62
3.1	Introduction	63
3.2	Simple Logic Elements	63
3.2.1	The Comparator Cascade	63
3.2.2	The Bit Locator Cascade	65
3.2.3	Input Selector Unit	68
3.3	Simple Storage Elements	68
3.3.1	The Data Register	71
3.3.2	The Shifting Data Register	71
3.3.3	The Incrementing Data Register	74
3.4	Galois Field Adder	74
3.5	Galois Field Multiplication	74
3.5.1	The Sequential Multiplier	77

3.5.2	A Cellular Multiplier	77
3.5.3	Fast Multiplication	80
3.5.4	Fault Detection in Multipliers	82
3.5.5	Generalization of Multipliers	90
3.6	Multiplicative Inversion in a Galois Field	92
3.6.1	The Sequential Inverter	92
3.6.2	The Combinational Inverter	93
3.6.3	The Read Only Memory as an Inverter	95
3.6.4	Error Checking of Multiplicative Inverters	95
3.7	System Block Diagram	96
3.8	Processor Interconnection	96
3.9	The Slave Processors	98
3.9.1	The Parity Check Units	100
3.9.2	The Chien Search Unit	100
3.9.3	The Slave Register Set	103
3.9.4	The Arithmetic Unit	105
3.9.5	Internal Routing Network	105
3.9.6	The Slave Control Unit	109
3.10	The Master Processor	113
3.10.1	The Master Accumulator	113
3.10.2	The Control and Decision Unit	116

3.11	System Timing	118
3.12	Fault Detection	121
3.13	Fault Correction	125
3.14	Operation over Other Fields	125
3.15	Circuit Simplifications	126
3.16	Conclusion	127
Chapter 4:	THE SIMULATION PROGRAM	128
4.1	Introduction	129
4.2	Program Description	129
4.3	The Simulation Subprograms	138
4.4	The Utility Subprograms	156
4.5	Program Results	158
4.6	Conclusion	158
Chapter 5:	CONCLUSION	160
5.1	Summary	161
5.2	Suggestions for Further Research	162
Appendix A:	APL Simulation Results	164
Appendix B:	Assembly Language Simulation and Results	170
Bibliography:	206

LIST OF TABLES

Table		Page
2.1	Three Representations for $GF(2^4)$	19
3.1	Multiplier Operations	105
3.2	Routing Schedule	107
4.1	Input Command Formats	132
4.2	Simulation and Utility Subprograms	133
4.3	Control Lines and Registers	135
4.4	Instruction Line Settings	138

LIST OF FIGURES

Figure		Page
1. 1	The Communication Process	3
1. 2	Block Diagram of the Berlekamp Processor	10
1. 3	Block Diagram of the BCH Decoder	12
2. 1	Multiplication by α	21
2. 2	An APL Program for Galois Field Multiplication	24
2. 3	A Multiplicative Inversion Algorithm.	24
2. 4	Parity Check Algorithm.	36
2. 5	Berlekamp Algorithm	39
2. 6	Chien Search Algorithm	41
2. 7	Block Diagram of the Parallel Processor	43
2. 8	Processor Registers	44
2. 9	The Parity Check Algorithm for a Parallel Processor	46
2. 10	Shift Register Data Flow in R0 and R1	48
2. 11	The Berlekamp Algorithm for a Parallel Processor	49
2. 12	The Chien Search Algorithm for a Parallel Processor	52
2. 13	Slave Constant Registers	53
2. 14	Parity Check Calculations	55
2. 15	Chien Search Calculations	60

3.1	Simple Logic Elements	64
3.2	Comparator Cascade	66
3.3	Bit Locator Cascade	67
3.4	Input Selector Unit	69
3.5	Various Flip-Flop Types	70
3.6	Data Register	72
3.7	Shifting Data Register	73
3.8	Incrementing Data Register	75
3.9	Galois Field Adder	76
3.10	Sequential Multiplier Circuit	78
3.11	Cellular Array Multiplier	79
3.12	Multiplication in $GF(2^4)$	81
3.13	Fast Multiplication Circuit	83
3.14	Fault Detection for Multiplication by α	85
3.15	Fault Detection for Cellular Multiplier	87
3.16	Fault Detection for $GF(2^4)$	88
3.17	Fault Detection for the Fast Multiplier	89
3.18	Generalized Multiplier Array	91
3.19	Multiplicative Inversion	94
3.20	Processor Interconnection	97
3.21	Block Diagram of the Slave Processor	99
3.22	Parity Check Unit	101
3.23	Chien Search Unit	102

3.24	Slave Register Set	104
3.25	Arithmetic Unit	106
3.26	Internal Routing Network	108
3.27	Slave Control Unit	110
3.28	Degree Sigma Unit	111
3.29	Register Selection Unit	112
3.30	Block Diagram of the Master Processor	114
3.31	Master Accumulator	115
3.32	Central Decision Unit	117
3.33	System Timing Diagram	119
3.34	Fault Detection for a Sequential Shift Register	123
4.1	The Main Program	130
4.2	Parity Check Routine	139
4.3	Master Processor Simulation	140
4.4	Slave Processor Simulation	151
4.5	Internal Routing Network	154
4.6	Multiplier Routine	155
4.7	Chien Search Routine	157

ABSTRACT

The subject of this thesis is the design of a special purpose digital computer to decode the binary BCH codes.

The content of the thesis may be summarized as follows: First, a review of BCH decoding algorithms and decoders is made, including the applicable microcellular and macrocellular techniques. Second, the BCH decoding algorithms are discussed and organized for execution by the parallel processor. Third, a detailed design for a parallel processor is described. Also included are discussions of fault detection and correction, operation for different code word lengths, and operation for different numbers of errors. Fourth, a computer program which simulates in detail the logic of the parallel processor is described. Fifth, a recommendation is made for further research in the areas of parallel processor and algorithm design.

CHAPTER 1

INTRODUCTION TO THE
BCH DECODING PROBLEM

1.1 Introduction

One of the fundamental requirements of our technology is reliable communications. The communication process can be modeled as shown in Figure 1.1. The block labeled SOURCE is the originator of some form of information. The ENCODER translates the source information into a form suitable for transmission across the CHANNEL. As the information flows across the CHANNEL, it is changed or corrupted by noise. The DECODER then translates the received signal into a form acceptable to the SINK. The SINK is the destination of the information.

The transmission of binary information is becoming increasingly important. Although channels require an analog representation of binary data, the analog translator may be considered a part of the channel. The output of the encoder is a stream of binary digits, as is the input to the decoder. The channel is probabilistic, with some probability for complementing any given digit which is transmitted across the channel.

If a particular sequence of binary digits is transmitted, there is probability that some of these digits will be changed during transmission. The transmitted message will be lost if this happens. It is the task of the encoder to provide redundancy in the transmitted signal so that the correct bit sequence will be received even though some of the digits were complemented by the channel.




Figure 1.1. The Communication Process

1.2 Coding Theory

The motivation for coding theory was provided in 1948 by C. E. Shannon. He proved that messages can be transmitted over a channel, with an arbitrarily small probability of receiving an incorrect message, as long as the transmission rates are below channel capacity. In order to achieve this low probability of error, long complex codes are required. The central problem of Coding Theory is to find codes which will yield a low probability of error and will also be realizable in terms of hardware.

Consider the problem of encoding a sequence of binary digits. Suppose the source digits are broken into blocks of L digits. The encoder must add a set of $N-L$ redundant (check) digits so the decoder may correct channel errors. Encoding is relatively easy to accomplish in comparison to decoding, and many simple encoders have been proposed.

The most difficult problem is the decoding--to determine which bits in the received word are in error (or to determine which L message digits were sent). Suppose the encoder provides code words such that the minimum Hamming distance between any two code words is d . Now define t to be the largest integer less than or equal to $(d-1)/2$. When a code word is transmitted across the channel, if the number of errors is less than or equal to t , the transmitted code word can be determined by comparing the received word with all possible code words until the

smallest Hamming distance is found. This procedure is known as maximum likelihood decoding. The process is simple conceptually, but it requires the complexity of the decoder to increase exponentially with code word length. Even if there were only 2^{32} code words, not an unreasonable number, over 2 billion comparisons would have to be made. If a comparison could be done every microsecond, over 2,000 seconds would be required to decode each received word.

One of the primary goals of Coding Theory is to find codes which can be decoded without requiring an unreasonable amount of time or equipment. The BCH codes satisfy this requirement-- although with few exceptions, the BCH decoder cannot correct as many errors as a maximum likelihood decoder.

The BCH codes were discovered in 1960 by R. C. Bose and D. K. Ray-Chaudhuri, and independently by A. Hocquenghem in 1959. They provide at least one solution to the coding problem. Only the primitive binary BCH codes will be considered, where the length of the code word is $N=2^m-1$, for $m > 2$. The error-correcting capability of a length 2^m-1 code is specified by a parameter, t , in the encoding and decoding algorithms. No more than mt parity check bits are required by a t -error-correcting code. The length and error correction capability of these codes are quite flexible.

Non-binary BCH codes of length $N=p^m-1$ may be defined, where p is a prime number. Since we are concerned with transmission of

binary data, the non-binary BCH codes will not be considered.

The encoding problem for BCH codes may be solved by using a linear feedback shift register or a cellular array (1, 2, 4)*. The check digits may be computed using a generator polynomial for the particular error-correcting capability and code length desired. A number of tables useful in decoding and encoding BCH codes are given by Peterson (12).

The implementation of the BCH codes is based on arithmetic operations over a Galois field. The Galois field with p^m elements is represented $GF(p^m)$, where p is a prime number. This field defines a BCH code of length $N=p^m-1$. Again, since only the binary BCH codes are being considered, p will always be 2.

1.3 Decoding Algorithms for the BCH Codes

The first decoding algorithm for the BCH codes was published in 1960 by W. W. Peterson (8). This algorithm divides the computation into three parts:

1. Computation of the parity checks or syndrome digits.
2. Transformation of the syndrome digits into the coefficients of an error-locating polynomial--a polynomial whose roots indicate the location of errors in the word.
3. Solution of the error locating polynomial for its roots--each root indicates a correction in the received word.

*Numbers in parenthesis refer to numbered references in the Bibliography.

The algorithms are guaranteed to correct up to t errors. Peterson's decoding algorithm is the easiest to understand. However, if $e \leq t$ errors occur the algorithm requires the computation of $(t-e)$ determinants ranging in size from t by t to e by e . A set of e simultaneous equations must then be solved to obtain the coefficients of the error locating polynomial.

T. C. Bartee and E. I. Schneider (13) have actually built and tested a special purpose computer for decoding a length 127 five-error-correcting code. The machine is a fixed-program digital computer with a single arithmetic processor, and uses Peterson's algorithm. It features a combinational circuit to perform the Galois field multiplication operation.

In 1964, R. T. Chien (9) published an algorithm which showed a simpler way to perform step 3 of the Peterson algorithm, and a way to combine steps 2 and 3 so that less time and equipment are required. Decoders were shown for correcting a small number of errors. However, in the general case, it was still necessary to solve a set of e simultaneous equations to correct e errors.

The biggest step forward came when E. R. Berlekamp (1) described an efficient algorithm for step 2. This algorithm does not require the calculation of determinants. Instead of operating on matrices, the algorithm operates on length $t+1$ vectors or polynomials. The algorithm requires execution of t iterations and computes a trial

error locating polynomial to determine a new trial polynomial. After t iterations, the roots of the trial error locating polynomial give the location of t or fewer errors which may have occurred anywhere in the received word.

1.4 Decoder Design Using Large-Scale Integration

With the development of Large-Scale Integration (LSI), much attention is being given to cellular arrays for implementing both logic functions and computer systems. A cellular array is a set of interconnected cells arranged in some regular fashion. Each cell in a micro-cellular array contains a small number of gates and/or storage elements, while each cell of a macro-cellular array contains a large number of gates and/or storage elements.

1.4.1 Micro-Cellular Arrays

A comprehensive survey of cellular technology was compiled by R. C. Minnick (11). In addition, Minnick has published a large number of results produced by project work at Stanford Research Institute (10).

K. N. Levitt and W. H. Kautz (2) have published a paper showing cellular arrays for both encoding and decoding certain binary error correcting codes.

1.4.2 Macro-Cellular Arrays and Processors

A number of macro-cellular processors are of interest. The first is the SOLOMON (Simultaneous Operation Linked Ordinal Modular Network) computer introduced in 1962 by Slotnick, Borck and McReynolds (3). This computer has a central control and a square array of processing elements. The central control unit provides instructions to each processing element. Each processing element has storage, an arithmetic processor, and the ability to transfer data serially to and from its four nearest neighbors in the array.

The ILLIAC IV computer is a direct descendent of SOLOMON, but is much larger and has a much greater computational facility in the processor cells (3). It is intended to be supervised by an extremely powerful general purpose computer. The machine is currently under construction by the Burroughs Corporation.

The parallel matrix processor designed by L. E. Cannon (3) is also of interest. This machine is a square array of processor cells interconnected to perform matrix operations efficiently. It is a specially-organized matrix processor intended for use with a general purpose computer.

Berlekamp (1) provides a description of a specially-organized computer for implementing step 2 of the BCH decoding algorithm. Figure 1.2 shows the block diagram given by Berlekamp. Each processor cell or slave processor can do multiplication and addition in a

