Show simple item record

dc.contributor.advisorChairperson, Graduate Committee: Brock LaMeresen
dc.contributor.authorGahl, Trevor Jamesen
dc.description.abstractToday's cyber landscape is as dangerous as ever, stemming from an ever increasing number of cybersecurity threats. A component of this danger comes from the execution of code-injection attacks that are hard to combat due to the monoculture environment fostered in today's society. One solution presented in the past, instruction set randomization, shows promise but requires large overhead both in timing and physical device space. To address this issue, a new processor architecture was developed to move instruction set randomization from software implementations to hardware. This new architecture consists of three functionally identical soft- core processors operating in parallel while utilizing individually generated random instruction sets. Successful hardware implementation and testing, using field programmable gate arrays, demonstrates the viability of the new architecture in small scale systems while also showing potential for expansion to larger systems.en
dc.publisherMontana State University - Bozeman, College of Engineeringen
dc.subject.lcshSecurity systemsen
dc.subject.lcshElectronic data processingen
dc.subject.lcshField programmable gate arraysen
dc.titleTriplicated instruction set randomization in parallel heterogenous soft-core processorsen
dc.rights.holderCopyright 2019 by Trevor James Gahlen, Graduate Committee: Ross K. Snider; Brad Whitaker.en & Computer Engineering.en

Files in this item


This item appears in the following Collection(s)

Show simple item record

MSU uses DSpace software, copyright © 2002-2017  Duraspace. For library collections that are not accessible, we are committed to providing reasonable accommodations and timely access to users with disabilities. For assistance, please submit an accessibility request for library material.