Show simple item record

dc.contributor.advisorChairperson, Graduate Committee: Brock LaMeresen
dc.contributor.authorTamke, Skylar Anthonyen
dc.date.accessioned2020-02-06T16:40:41Z
dc.date.available2020-02-06T16:40:41Z
dc.date.issued2019en
dc.identifier.urihttps://scholarworks.montana.edu/xmlui/handle/1/15587en
dc.description.abstractThe harmful effects of radiation on electronics in space is a difficult problem for the aerospace industry. Radiation can cause faults in electronics systems like memory corruption or logic flips. One possible solution to combat these effects is to use FPGAs with radiation mitigation techniques. The following Masters of Science thesis details the design and testing of a radiation tolerant computing system at MSU. The computer is implemented on a field programmable gate array (FPGA), the reconfigurable nature of FPGAs allows for novel fault mitigation techniques on commercial devices. Some common fault mitigation techniques involve triple modular redundancy, memory scrubbing, and error correction codes which when paired with the partial reconfiguration. Our radiation tolerant computer has been in development for over a decade at MSU and is continuously being developed to expand its radiation mitigation techniques. This thesis will discuss the benefits of adding error correcting codes to the ever developing radiation tolerant computing system. Error correcting codes have been around since the late 1940's when Richard Hamming decided that the Bell computers he did his work on could automate their own error correcting capabilities. Since then a variety of error correcting codes have been developed for use in different situations. This thesis will cover several popular error correcting method for RF communication and look at using them in memory in our radiation tolerant computing system.en
dc.language.isoenen
dc.publisherMontana State University - Bozeman, Norm Asbjornson College of Engineeringen
dc.subject.lcshField programmable gate arraysen
dc.subject.lcshArtificial satellitesen
dc.subject.lcshErrorsen
dc.subject.lcshMathematical optimizationen
dc.subject.lcshRadiationen
dc.titleOptimization of error correcting codes in FPGA fabric onboard cube satellitesen
dc.typeThesisen
dc.rights.holderCopyright 2019 by Skylar Anthony Tamkeen
thesis.degree.committeemembersMembers, Graduate Committee: Ross K. Snider; Todd Kaiser.en
thesis.degree.departmentElectrical & Computer Engineering.en
thesis.degree.genreThesisen
thesis.degree.nameMSen
thesis.format.extentfirstpage1en
thesis.format.extentlastpage87en
mus.data.thumbpage37en


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record


MSU uses DSpace software, copyright © 2002-2017  Duraspace. For library collections that are not accessible, we are committed to providing reasonable accommodations and timely access to users with disabilities. For assistance, please submit an accessibility request for library material.