Using FPGAs to accelerate the training process of a Gaussian mixture model based spike sorting system

Simple item page
dc.contributor.advisorChairperson, Graduate Committee: Ross K. Snideren
dc.contributor.authorZhu, Yongmingen
dc.date.accessioned2015-05-12T20:39:52Z
dc.date.available2015-05-12T20:39:52Z
dc.date.issued2003en
dc.identifier.urihttps://scholarworks.montana.edu/handle/1/8430en
dc.language.isoenen
dc.publisherMontana State University - Bozeman, College of Engineeringen
dc.rights.holderCopyright 2003 by Yongming Zhuen
dc.subject.lcshField programmable gate arraysen
dc.subject.lcshExpectation-maximization algorithmsen
dc.subject.lcshNeuronsen
dc.titleUsing FPGAs to accelerate the training process of a Gaussian mixture model based spike sorting systemen
dc.typeThesisen
thesis.catalog.ckey1052427en
thesis.degree.departmentElectrical & Computer Engineering.en
thesis.degree.genreThesisen
thesis.degree.nameMSen
thesis.format.extentfirstpage1en
thesis.format.extentlastpage139en

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
31762103922173.pdf
Size:
7.01 MB
Format:
Adobe Portable Document Format
Download

Collections

Theses and Dissertations at Montana State University (MSU)