Scholarship & Research
Permanent URI for this communityhttps://scholarworks.montana.edu/handle/1/1
Browse
3 results
Search Results
Item Enabling rapid prototyping of audio signal processing systems using system-on-chip field programmable gate arrays(Montana State University - Bozeman, College of Engineering, 2020) Vannoy, Trevor Charles; Chairperson, Graduate Committee: Ross K. SniderSystem-on-Chip Field Programmable Gate Arrays are excellent devices for high performance, low latency signal processing. Unfortunately, they are notoriously difficult to use, requiring significant hardware and software engineering expertise. To address these challenges, a development framework is created that utilizes graphical programming and automatic code generation; this framework reduces development time and reduces the need to be an expert in Field Programmable Gate Arrays. A sound effects processor and a real-time audio beamformer were created to showcase the development framework and serve as reference designs for other developers. The development framework, coupled with open source audio hardware, enables both experts and non-experts to rapidly prototype audio signal processing systems using System-on-Chip Field Programmable Gate Arrays.Item Image analysis of leafy spurge (Euphorbia esula L.) cover(Montana State University - Bozeman, College of Agriculture, 1995) Birdsall, Jennifer LeeItem Phase alignment of asynchronous external clock controllable devices to periodic master control signal using the Periodic Event Synchronization Unit(Montana State University - Bozeman, College of Engineering, 2009) Ostrander, Charles Nicholas; Chairperson, Graduate Committee: Brock LaMeresThe Periodic Event Synchronization Unit aligns devices without the ability to be triggered by an external source. The primary function of the unit is to align the pattern trigger pulses of two pulse pattern generators which supply four inputs of a multiplexer. The pulse pattern generators lack the ability to start their code according to an external signal. When operating, the designed unit maintains a specific pattern alignment of two binary data streams of 5 gigabits per second as a multiplexer combines them into a data stream of four times the bit rate. In addition to alignment, the unit can introduce offsets of up to 50 nanoseconds to the pattern alignment which corresponds to 250 bits. The unit is designed to allow the alignment of other devices as well, requiring as input the two event signals of the same frequency which need to be aligned. In order to align the devices providing the event pulses, one of the devices must either accept an external clocking source or have the ability to frequency modulate the internal clock. In practice, the test system was able to achieve and maintain the desired signal characteristics from the output of the multiplexer. The unit's robust design is shown by providing alignment of patterns for the full operating range of the pulse pattern generators and allowing a generator pattern to be aligned to a generic event pulse. Use of multiple units allows alignment of additional devices. The development of the Periodic Event Synchronization Unit provided an inexpensive solution to creating very high bit rate signals using preexisting equipment, as no commercial products were found to accomplish the same function.